

Section 14. Output Compare

HIGHLIGHTS

This section of the manual contains the following major topics:

14.1	Introduction	
14.2	Output Compare Registers	
14.3	Modes of Operation	
14.4	Output Compare Operation in Power Saving States	
14.5	I/O Pin Control	
14.6	Design Tips	
14.7	Related Application Notes	
14.8	Revision History	


14.1 Introduction

The Output Compare module has the ability to compare the value of a selected time base with the value of one or two compare registers (depending on the Operation mode selected). Furthermore, it has the ability to generate a single output pulse, or a train of output pulses, on a compare match event. Like most dsPIC peripherals, it also has the ability to generate interrupts-on- compare match events.

The dsPIC30F device may have up to eight output compare channels, designated OC1, OC2, OC3, etc. Refer to the specific device data sheet for the number of channels available in a particular device. All output compare channels are functionally identical. In this section, an 'x' in the pin, register or bit name denotes the specific output compare channel.

Each output compare channel can use one of two selectable time bases. The time base is selected using the OCTSEL bit (OCxCON<3>). Please refer to the device data sheet for the specific timers that can be used with each output compare channel number.

Figure 14-1: Output Compare Module Block Diagram



- **Note 1:** Where 'x' is shown, reference is made to the registers associated with the respective output compare channels 1 through 8.
 - 2: OCFA pin controls OC1-OC4 channels. OCFB pin controls OC5-OC8 channels.
 - **3:** Each output compare channel can use one of two selectable time bases. Refer to the device data sheet for the time bases associated with the module.

14.2 Output Compare Registers

Each output compare channel has the following registers:

- · OCxCON: the control register for the channel
- OCxR: a data register for the output compare channel
- OCxRS: a secondary data register for the output compare channel

The control registers for the 8 compare channels are named OC1CON through OC8CON. All 8 control registers have identical bit definitions. They are represented by a common register definition below. The 'x' in OCxCON represents the output compare channel number.

Register 14-1: OCxCON	: Output Compare x Control Register
-----------------------	-------------------------------------

Upper Byte	:						
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	OCSIDL	—	_	_	_	—
bit 15							bit 8

Lower Byt	e:						
U-0	U-0	U-0	R-0, HC	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_	OCFLT	OCTSEL		OCM<2:0>	
bit 7							bit 0

- bit 15-14 Unimplemented: Read as '0'
- bit 13 OCSIDL: Stop Output Compare in Idle Mode Control bit
 1 = Output compare x will halt in CPU Idle mode
 0 = Output compare x will continue to operate in CPU Idle mode
 - 0 = Output compare x will continue to operate in CPU Idle
- bit 12-5 Unimplemented: Read as '0'
- bit 4 OCFLT: PWM Fault Condition Status bit
 1 = PWM Fault condition has occurred (cleared in HW only)
 0 = No PWM Fault condition has occurred (This bit is only used when OCM<2:0> = 111.)
- bit 3 OCTSEL: Output Compare Timer Select bit
 - 1 = Timer3 is the clock source for compare x
 - 0 = Timer2 is the clock source for compare x

Note: Refer to the device data sheet for specific time bases available to the output compare module.

- bit 2-0 OCM<2:0>: Output Compare Mode Select bits
 - 111 = PWM mode on OCx, Fault pin enabled
 - 110 = PWM mode on OCx, Fault pin disabled
 - 101 = Initialize OCx pin low, generate continuous output pulses on OCx pin
 - 100 = Initialize OCx pin low, generate single output pulse on OCx pin
 - 011 = Compare event toggles OCx pin
 - 010 = Initialize OCx pin high, compare event forces OCx pin low
 - 001 = Initialize OCx pin low, compare event forces OCx pin high
 - 000 = Output compare channel is disabled

Legend:

HC = Cleared in Hardware

R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

14.3 Modes of Operation

Each output compare module has the following modes of operation:

- Single Compare Match mode
- Dual Compare Match mode generating
 - Single Output Pulse
 - Continuous Output Pulses
- Simple Pulse Width Modulation mode
 - with Fault Protection Input
 - without Fault Protection Input

Note 1: It is recommended that the user turn off the output compare module (i.e., clear OCM<2:0> (OCxCON<2:0>)) before switching to a new mode.

2: In this section, a reference to any SFRs associated with the selected timer source is indicated by a 'y' suffix. For example, PRy is the Period register for the selected timer source, while TyCON is the Timer Control register for the selected timer source.

14.3.1 Single Compare Match Mode

When control bits OCM<2:0> (OCxCON<2:0>) are set to '001', '010' or '011', the selected output compare channel is configured for one of three Single Output Compare Match modes.

In the Single Compare mode, the OCxR register is loaded with a value and is compared to the selected incrementing timer register, TMRy. On a compare match event, one of the following events will take place:

- Compare forces OCx pin high, initial state of pin is low. Interrupt is generated on the single compare match event.
- Compare forces OCx pin low, initial state of pin is high. Interrupt is generated on the single compare match event.
- Compare toggles OCx pin. Toggle event is continuous and an interrupt is generated for each toggle event.

14.3.1.1 Compare Mode Output Driven High

To configure the output compare module for this mode, set control bits OCM<2:0> = `001'. The compare time base should also be enabled. Once this Compare mode has been enabled, the output pin, OCx, will be initially driven low and remain low until a match occurs between the TMRy and OCxR registers. Referring to Figure 14-2, there are some key timing events to note:

- The OCx pin is driven high one instruction clock after the compare match occurs between the compare time base and the OCxR register. The OCx pin will remain high until a mode change has been made, or the module is disabled.
- The compare time base will count up to the value contained in the associated period register and then reset to 0x0000 on the next instruction clock.
- The respective channel interrupt flag, OCxIF, is asserted 2 instruction clocks after the OCx pin is driven high.




Figure 14-2: Single Compare Mode: Set OCx High on Compare Match Event

14.3.1.2 Compare Mode Output Driven Low

To configure the output compare module for this mode, set control bits OCM<2:0> = '010'. The compare time base must also be enabled. Once this Compare mode has been enabled, the output pin, OCx, will be initially driven high and remain high until a match occurs between the Timer and OCxR registers. Referring to Figure 14-3, there are some key timing events to note:

- The OCx pin is driven low one instruction clock after the compare match occurs between the compare time base and the OCxR register. The OCx pin will remain low until a mode change has been made, or the module is disabled.
- The compare time base will count up to the value contained in the associated period register and then reset to 0x0000 on the next instruction clock.
- The respective channel interrupt flag, OCxIF, is asserted 2 instruction clocks after OCx pin is driven low.





Figure 14-3: Single Compare Mode: Force OCx Low on Compare Match Event


14.3.1.3 Single Compare Mode Toggle Output

To configure the output compare module for this mode, set control bits OCM<2:0> = `011'. In addition, Timer 2 or Timer 3 must be selected and enabled. Once this Compare mode has been enabled, the output pin, OCx, will be initially driven low and then toggle on each and every subsequent match event between the Timer and OCxR registers. Referring to Figure 14-4 and Figure 14-5, there are some key timing events to note:


- The OCx pin is toggled one instruction clock after the compare match occurs between the compare time base and the OCxR register. The OCx pin will remain at this new state until the next toggle event, or until a mode change has been made, or the module is disabled.
- The compare time base will count up to the contents in the period register and then reset to 0x0000 on the next instruction clock.
- The respective channel interrupt flag, OCxIF, is asserted 2 instruction clocks after the OCx pin is toggled.

Note: The internal OCx pin output logic is set to a logic '0' on a device Reset. However, the operational OCx pin state for the Toggle mode can be set by the user software. Example 14-1 shows a code example for defining the desired initial OCx pin state in the Toggle mode of operation.









Output Compare

Example 14-1: Compare Mode Toggle Mode Pin State Setup

	-	-						
; ;		5	ample illustrates how to define the initial output compare toggle mode of operation.					
;	Toggle mode with initial OC1 pin state set low							
	MOV MOV BSET	0x0001, w0 w0, OC1CON OC1CON, #1	; enable module for OC1 pin low, toggle high					
;	Toggle	mode with init	ial OC1 pin state set high					
	MOV MOV BSET	0x0002, w0 w0, OC1CON OC1CON, #0	; load setup value into w0 ; enable module for OC1 pin high, toggle low ; set module to toggle mode with initial pin ; state high					

Example 14-2 shows example code for the configuration and interrupt service of the Single Compare mode toggle event.

Example 14-2: Compare Mode Toggle Setup and Interrupt Servicing

;	The fol	lowing	code exampl	.e v	vill set the Output Compare 1 module							
;	for int	errupts	on the tog	gle	e event and select Timer 2 as the clock							
;	source	for the	compare ti	.me-	base. It is assumed in that Timer 2							
;	and Per	iod Reg	ister 2 are	e pr	coperly configured. Timer 2 will							
;	be enab	led her	e.									
	CLR	OC1CON		;	Turn off Output Compare 1 Module.							
	MOV	#0x0003	8, w0	;	Load the working register with the new							
	MOV	w0, OC1	CON	;	compare mode and write to OC1CON							
	MOV	#0x0500), w0	;	Initialize Compare Register 1							
	MOV	w0, OC1	R	;	with 0x0500							
	BSET	IPC0,	#OC1IP0	;	Setup Output Compare 1 interrupt for							
	BCLR	IPC0,	#OC1IP1	;	desired priority level							
	BCLR	IPC0,	#OC1IP2	;	(this example assigns level 1 priority)							
	BCLR	IFS0,	#OC1IF	;	Clear Output Compare 1 interrupt flag							
	BSET	IECO,	#OC1IE	;	Enable Output Compare 1 interrupts							
	BSET	T2CON,	#TON	;	Start Timer2 with assumed settings							
;	Example	code f	or Output C	Comp	pare 1 ISR:							
0	ClInter	-										
	BCLR	IFS0,	#OC1IF	'	Reset respective interrupt flag							
					Remaining user code here							
	RETFIE			;	Return from ISR							

14.3.2 Dual Compare Match Mode

When control bits OCM<2:0> = '100' or '101' (OCxCON<2:0>), the selected output compare channel is configured for one of two Dual Compare Match modes which are:

- Single Output Pulse mode
- · Continuous Output Pulse mode

In the Dual Compare mode, the module uses both the OCxR and OCxRS registers for the compare match events. The OCxR register is compared against the incrementing timer count, TMRy, and the leading (rising) edge of the pulse is generated at the OCx pin, on a compare match event. The OCxRS register is then compared to the same incrementing timer count, TMRy, and the trailing (falling) edge of the pulse is generated at the OCx pin, on a compare match event.

14.3.2.1 Dual Compare Mode: Single Output Pulse

To configure the Output Compare module for the Single Output Pulse mode, set control bits OCM<2:0> = '100'. In addition, the compare time base must be selected and enabled. Once this mode has been enabled, the output pin, OCx, will be driven low and remain low until a match occurs between the time base and OCxR registers. Referring to Figure 14-6 and Figure 14-7, there are some key timing events to note:

- The OCx pin is driven high one instruction clock after the compare match occurs between the compare time base and OCxR register. The OCx pin will remain high until the next match event occurs between the time base and the OCxRS register. At this time, the pin will be driven low. The OCx pin will remain low until a mode change has been made, or the module is disabled.
- The compare time base will count up to the value contained in the associated period register and then reset to 0x0000 on the next instruction clock.
- If the time base period register contents are less than the OCxRS register contents, then no falling edge of the pulse is generated. The OCx pin will remain high until OCxRS <= PRy, or a mode change or Reset condition has occurred.
- The respective channel interrupt flag, OCxIF, is asserted 2 instruction clocks after the OCx pin is driven low (falling edge of single pulse).

Figure 14-6 depicts the General Dual Compare mode generating a single output pulse. Figure 14-7 depicts another timing example where OCxRS > PRy. In this example, no falling edge of the pulse is generated since the compare time base resets before counting up to 0x4100.




Figure 14-6: Dual Compare Mode




Figure 14-7: Dual Compare Mode: Single Output Pulse (OCxRS > PR2)

14.3.2.2 Setup for Single Output Pulse Generation

When control bits OCM<2:0> (OCxCON<2:0>) are set to '100', the selected output compare channel initializes the OCx pin to the low state and generates a single output pulse.

To generate a single output pulse, the following steps are required (these steps assume timer source is initially turned off, but this is not a requirement for the module operation):

- 1. Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
- 2. Calculate time to the rising edge of the output pulse relative to the TMRy start value (0x0000).
- 3. Calculate the time to the falling edge of the pulse based on the desired pulse width and the time to the rising edge of the pulse.
- 4. Write the values computed in steps 2 and 3 above into the compare register, OCxR, and the secondary compare register, OCxRS, respectively.
- 5. Set timer period register, PRy, to value equal to or greater than value in OCxRS, the secondary compare register.
- 6. Set OCM<2:0> = '100' and the OCTSEL (OCxCON<3>) bit to the desired timer source. The OCx pin state will now be driven low.
- 7. Set the TON (TyCON<15>) bit to '1', which enables the compare time base to count.
- 8. Upon the first match between TMRy and OCxR, the OCx pin will be driven high.
- 9. When the incrementing timer, TMRy, matches the secondary compare register, OCxRS, the second and trailing edge (high-to-low) of the pulse is driven onto the OCx pin. No additional pulses are driven onto the OCx pin and it remains at low. As a result of the second compare match event, the OCxIF interrupt flag bit set, which will result in an interrupt if it is enabled, by setting the OCxIE bit. For further information on peripheral interrupts, refer to Section 6. "Reset Interrupts".
- 10. To initiate another single pulse output, change the timer and compare register settings, if needed, and then issue a write to set OCM<2:0> (OCxCON<2:0>) bits to '100'. Disabling and re-enabling of the timer and clearing the TMRy register are not required, but may be advantageous for defining a pulse from a known event time boundary.

The output compare module does not have to be disabled after the falling edge of the output pulse. Another pulse can be initiated by rewriting the value of the OCxCON register.

Example 14-3 shows example code for configuration of the single output pulse event.

Exar	nple 14-	3: Sing	Jie Output P	uls	e Setup and Interrupt Servicing						
;	The fol	lowing	code exampl	е	will set the Output Compare 1 module						
;	for int	errupts	on the sin	gl	e pulse event and select Timer 2						
;	as the	clock s	ource for t	he	compare time base. It is assumed						
;	that Ti	mer 2 a	nd Period R	Register 2 are properly initialized.							
;	Timer 2	will b	e enabled h	er	2.						
	CLR	OC1CON			Turn off Output Compare 1 Module.						
	MOV		, w0		Load the working register with the new						
	MOV	W0, OC1			compare mode and write to OC1CON						
	MOV), w0		Initialize Compare Register 1						
	MOV	W0, OC1		'	with 0x3000						
	MOV		s, w0		Initialize Secondary Compare Register 1						
	MOV	W0, OC1		'	with 0x3003						
	BSET		#OC1IP0		Setup Output Compare 1 interrupt for						
	BCLR	IPC0,	#OC1IP1		desired priority level						
	BCLR	IPC0,	#OC1IP2		(this example assigns level 1 priority)						
	BCLR	IFS0,	#OC1IF	;	Clear Output Compare 1 interrupt flag						
	BSET	IEC0,	#OC1IE	;	Enable Output Compare 1 interrupts						
	BSET	T2CON,	#TON	;	Start Timer2 with assumed settings						
;	Example	code f	or Output C	omj	pare 1 ISR:						
0	C1Interr	rupt:									
	BCLR	IFSO,	#OC1IF		Reset respective interrupt flag Remaining user code here						
	RETFIE				Return from ISR						

Example 14-3: Single Output Pulse Setup and Interrupt Servicing

14.3.2.3 Special Cases for Dual Compare Mode Generating a Single Output Pulse

Depending on the relationship of the OCxR, OCxRS and PRy values, the output compare module has a few unique conditions which should be understood. These special conditions are specified in Table 14-1, along with the resulting behavior of the module.

SFR Logical Relationship	Special Conditions	Operation	Output at OCx
PRy >= OCxRS and OCxRS > OCxR	OCxR = 0 Initialize TMRy = 0	In the first iteration of the TMRy counting from $0 \ge 0.000$ up to PRy, the OCx pin remains low, no pulse is generated. After the TMRy resets to zero (on period match), the OCx pin goes high due to match with OCxR. Upon the next TMRy to OCxRS match, the OCx pin goes low and remains there. The OCxIF bit will be set as a result of the second compare. There are two alternative initial conditions to consider: a] Initialize TMRy = 0 and set OCxR >= 1 b] Initialize TMRy = PRy (PRy > 0) and set OCxR = 0	Pulse will be delayed by the value in the PRy register depending on setup
PRy >= OCxR and OCxR >= OCxRS	OCxR >= 1 and PRy >= 1	TMRy counts up to OCxR and on a compare match event (i.e., TMRy = OCxR), the OCx pin is driven to a high state. TMRy then continues to count and eventually resets on period match (i.e., PRy =TMRy). The timer then restarts from $0 \ge 0000$ and counts up to OCxRS, and on a compare match event (i.e., TMRy = OCxRS), the OCx pin is driven to a low state. The OCxIF bit will be set as a result of the second compare.	Pulse
OCxRS > PRy and PRy >= OCxR	None	Only the rising edge will be generated at the OCx pin. The OCxIF will not be set.	Rising edge/ transition to high
OCxR = OCxRS = PRy = 0x0000	None	An output pulse delayed 2 instruction clock periods upon the match of the timer and period register is generated at the OCx pin. The OCxIF bit will be set as a result of the second compare.	Delayed pulse
OCxR > PRy	None	Unsupported mode, timer resets prior to match condition.	Remains low

Table 14-1: Special Cases for Dual Compare Mode Generating a Single Output Pulse

Note 1: In all the cases considered herein, the TMRy register is assumed to be initialized to 0x0000.

2: OCxR = Compare Register, OCxRS = Secondary Compare Register, TMRy = Timery Count, PRy = Timery Period Register.

14.3.2.4 Dual Compare Mode: Continuous Output Pulses

To configure the output compare module for this mode, set control bits OCM<2:0> = `101'. In addition, the compare time base must be selected and enabled. Once this mode has been enabled, the output pin, OCx, will be driven low and remain low until a match occurs between the compare time base and OCxR register. Referring to Figure 14-8 and Figure 14.3.2.5, there are some key timing events to note:

- The OCx pin is driven high one instruction clock after the compare match occurs between the compare time base and OCxR register. The OCx pin will remain high until the next match event occurs between the time base and the OCxRS register, at which time the pin will be driven low. This pulse generation sequence of a low-to-high and high-to-low edge will repeat on the OCx pin without further user intervention.
- Continuous pulses will be generated on the OCx pin until a mode change is made, or the module is disabled.
- The compare time base will count up to the value contained in the associated period register and then reset to 0x0000 on the next instruction clock.
- If the compare time base period register value is less than the OCxRS register value, then no falling edge is generated. The OCx pin will remain high until OCxRS <= PR2, a mode change is made, or the device is reset.
- The respective channel interrupt flag, OCxIF, is asserted 2 instruction clocks after the OCx pin is driven low (falling edge of single pulse).

Figure 14-8 depicts the General Dual Compare mode generating a continuous output pulse. Figure 14.3.2.5 depicts another timing example where OCxRS > PRy. In this example, no falling edge of the pulse is generated, since the time base will reset before counting up to the contents of OCxRS.




Figure 14-8: Dual Compare Mode: Continuous Output Pulse (PR2 = OCxRS)

TMRy	(3000	3001	X <u>3002</u>	<u>X 3003 X</u>	0000	X <u></u> SS	X <u>3000</u>	3001	3002	3003	0000	X	<u> Х</u> 30
	1	1			TMRy	Resets He	re	1	1	╎──►	TMRy	Resets He	ere
PRy	3003	1	1		I	1	1	1	I	1	1	1	1
	T	1	1	1	I	1	1	1	I	1	I	1	I
OCxR	3000	1	1		ļ	1		1	1	1	1	1	
	Ι	I	1	1	I	I	1	I	I.	1	1	1	1
OCxRS	3003	1			 			I		1			
	1	1	1	1	1	1	1	1	1	1	I	1	1
OCx pin	1	1	1	- 1		1		1	1	1	1	1	
				Corr	noare Inte	rrupt does	not Occur						
OCxIF					.pare inte								

Figure 14-9: Dual Compare Mode: Continuous Output Pulse (PR2 = OCxRS)

14.3.2.5 Setup for Continuous Output Pulse Generation

When control bits OCxM<2:0> (OCxCON<2:0>) are set to '101', the selected output compare channel initializes the OCx pin to the low state and generates output pulses on each and every compare match event.

For the user to configure the module for the generation of a continuous stream of output pulses, the following steps are required (these steps assume timer source is initially turned off, but this is not a requirement for the module operation):

- 1. Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
- Calculate time to the rising edge of the output pulse relative to the TMRy start value (0x0000).
- 3. Calculate the time to the falling edge of the pulse, based on the desired pulse width and the time to the rising edge of the pulse.
- 4. Write the values computed in step 2 and 3 above into the compare register, OCxR, and the secondary compare register, OCxRS, respectively.
- 5. Set timer period register, PRy, to value equal to or greater than value in OCxRS, the secondary compare register.
- Set OCM<2:0> = '101' and the OCTSEL (OCxCON<3>) bit to the desired timer source. The OCx pin state will now be driven low.
- 7. Enable the compare time base by setting the TON (TyCON<15>) bit to '1'.
- 8. Upon the first match between TMRy and OCxR, the OCx pin will be driven high.
- 9. When the compare time base, TMRy, matches the secondary compare register, OCxRS, the second and trailing edge (high-to-low) of the pulse is driven onto the OCx pin.
- 10. As a result of the second compare match event, the OCxIF interrupt flag bit set.
- 11. When the compare time base and the value in its respective period register match, the TMRy register resets to 0x0000 and resumes counting.
- 12. Steps 8 through 11 are repeated and a continuous stream of pulses is generated, indefinitely. The OCxIF flag is set on each OCxRS-TMRy compare match event.

Example 14-4 shows example code for configuration of the continuous output pulse event.

Exar	nple 14-4	4: Con	tinuous Ou	tput	Pulse Setup and Interrupt Servicing					
;	The fol	lowing	code examp	le v	vill set the Output Compare 1 module					
;	for int	errupts	on the co	ntir	nuous pulse event and select Timer 2					
;	as the clock source for the compare time-base. It is assumed									
;	that Ti	mer 2 a	nd Period	ister 2 are properly configured.						
;	; Timer 2 will be enabled here.									
	CLR	OC1CON		;	Turn off Output Compare 1 Module.					
	MOV	#0x0005	5, WO	;	Load the working register with the new					
	MOV	W0, OC1	CON	;	compare mode and write to OC1CON					
	MOV	#0x3000), WO	;	Initialize Compare Register 1					
	MOV	W0, OC1	.R	;	with 0x3000					
	MOV	#0x3003	, WO	;	Initialize Secondary Compare Register 1					
	MOV	W0, OC1	RS	;	with 0x3003					
	BSET	IPC0,	#OC1IP0	;	Setup Output Compare 1 interrupt for					
	BCLR	IPCO,	#OC1IP1	;	desired priority level					
	BCLR	IPC0,	#OC1IP2	;	(this example assigns level 1 priority)					
	BCLR	IFS0,	#OC1IF	;	Clear Output Compare 1 interrupt flag					
	BSET	IECO,	#OC1IE	;	Enable Output Compare 1 interrupts					
	BSET	T2CON,	#TON	;	Start Timer2 with assumed settings					
;	Example	code f	or Output	Comp	pare 1 ISR:					
0	ClInterr	upt:								
	BCLR	IFS0,	#OC1IF		Reset respective interrupt flag					
				;	Remaining user code here					
	RETFIE			;	Return from ISR					

DS70061C-page 14-16

14.3.2.6 Special Cases for Dual Compare Mode Generating Continuous Output Pulses

Depending on the relationship of the OCxR, OCxRS and PRy values, the output compare module may not provide the expected results. These special cases are specified in Table 14-2, along with the resulting behavior of the module.

SFR Logical Relationship	Special Conditions	Operation	Output at OCx
PRy >= OCxRS and OCxRS > OCxR	OCxR = 0 Initialize TMRy = 0	In the first iteration of the TMRy counting from 0×0000 up to PRy, the OCx pin remains low, no pulse is generated. After the TMRy resets to zero (on period match), the OCx pin goes high. Upon the next TMRy to OCxRS match, the OCx pin goes low. If OCxR = 0 and PRy = OCxRS, the pin will remain low for one clock cycle, then be driven high until the next TMRy to OCxRS match. The OCxIF bit will be set as a result of the second compare. There are two alternative initial conditions to consider: a] Initialize TMRy = 0 and set OCxR >= 1 b] Initialize TMRy = PRy (PRy > 0) and set OCxR = 0	Continuous pulses with the first pulse delayed by the value in the PRy register, depending on setup.
PRy >= OCxR and OCxR >= OCxRS	OCxR >= 1 and PRy >= 1	TMRy counts up to OCxR and on a compare match event (i.e., TMRy = OCxR), the OCx pin is driven to a high state. TMRy then continues to count and eventually resets on period match (i.e., PRy =TMRy). The timer then restarts from 0x0000 and counts up to OCxRS, and on a compare match event (i.e., TMRy = OCxR), the OCx pin is driven to a low state. The OCxIF bit will be set as a result of the second compare.	Continuous pulses
OCxRS > PRy and PRy >= OCxR	None	Only one transition will be generated at the OCx pin until the OCxRS register contents have been changed to a value less than or equal to the period register contents (PRy). OCxIF is not set until then.	Rising edge/ transition to high
OCxR = OCxRS = PRy = 0x0000	None	Continuous output pulses are generated at the OCx pin. The first pulse is delayed 2 instruction clock periods upon the match of the timer and period register. The OCxIF bit will be set as a result of the second compare.	First pulse is delayed. Continuous pulses are generated.
OCxR > PRy	None	Unsupported mode, Timer resets prior to match condition.	Remains low

Table 14-2:	Special Cases for	Dual Compare Mode G	enerating Continuous Output Pulses
-------------	-------------------	----------------------------	------------------------------------

Note 1: In all the cases considered herein, the TMRy register is assumed to be initialized to 0×0000 .

2: OCxR = Compare Register, OCxRS = Secondary Compare Register, TMRy = Timery Count, PRy = Timery Period Register.

© 2004 Microchip Technology Inc.

14.3.3 Pulse Width Modulation Mode

When control bits OCM<2:0> (OCxCON<2:0>) are set to '110' or '111', the selected output compare channel is configured for the PWM (Pulse Width Modulation) mode of operation.

The following two PWM modes are available:


- PWM without Fault Protection Input
- PWM with Fault Protection Input

The OCFA or OCFB Fault input pin is utilized for the second PWM mode. In this mode, an asynchronous logic level '0' on the OCFx pin will cause the selected PWM channel to be shutdown. (Described in **Section 14.3.3.1, "PWM with Fault Protection Input Pin"**.)

In PWM mode, the OCxR register is a read only slave duty cycle register and OCxRS is a buffer register that is written by the user to update the PWM duty cycle. On every timer to period register match event (end of PWM period), the duty cycle register, OCxR, is loaded with the contents of OCxRS. The TylF interrupt flag is asserted at each PWM period boundary.


The following steps should be taken when configuring the output compare module for PWM operation:

- 1. Set the PWM period by writing to the selected timer period register (PRy).
- 2. Set the PWM duty cycle by writing to the OCxRS register.
- 3. Write the OxCR register with the initial duty cycle.
- 4. Enable interrupts, if required, for the timer and output compare modules. The output compare interrupt is required for PWM Fault pin utilization.
- 5. Configure the output compare module for one of two PWM Operation modes by writing to the Output Compare mode bits OCM<2:0> (OCxCON<2:0>).
- 6. Set the TMRy prescale value and enable the time base by setting TON (TxCON<15>) = 1.



An example PWM output waveform is shown in Figure 14-10.

Figure 14-10: PWM Output Waveform



14.3.3.1 PWM with Fault Protection Input Pin

When the Output Compare mode bits, OCM<2:0> (OCxCON<2:0>), are set to '111', the selected output compare channel is configured for the PWM mode of operation. All functions described in **Section 14.3.3**, "**Pulse Width Modulation Mode**" apply, with the addition of input Fault protection.

Fault protection is provided via the OCFA and OCFB pins. The OCFA pin is associated with the output compare channels 1 through 4, while the OCFB pin is associated with the output compare channels 5 through 8.

If a logic '0' is detected on the OCFA/OCFB pin, the selected PWM output pin(s) are placed in the high impedance state. The user may elect to provide a pull-down or pull-up resistor on the PWM pin to provide for a desired state if a Fault condition occurs. The shutdown of the PWM output is immediate and is not tied to the device clock source. This state will remain until:

- · The external Fault condition has been removed and
- The PWM mode is re-enabled by writing to the appropriate mode bits, OCM<2:0> (OCxCON<2:0>).

As a result of the Fault condition, the respective interrupt flag, OCxIF bit, is asserted and an interrupt will be generated, if enabled. Upon detection of the Fault condition, the OCFLT bit (OCx-CON<4>) is asserted high (logic '1'). This bit is a read only bit and will only be cleared once the external Fault condition has been removed and the PWM mode is re-enabled, by writing to the appropriate mode bits, OCM<2:0> (OCxCON<2:0>).

Note: The external Fault pins, if enabled for use, will continue to control the OCx output pins, while the device is in Sleep or Idle mode.

14.3.3.2 PWM Period

The PWM period is specified by writing to PRy, the Timery period register. The PWM period can be calculated using the following formula:

Equation 14-1: Calculating the PWM Period

PWM Period = $[(PRy) + 1] \cdot TCY \cdot (TMRy Prescale Value)$

PWM Frequency = 1/[PWM Period]

Note: A PRy value of N will produce a PWM period of N + 1 time base count cycles. For example: a value of 7 written into the PRy register will yield a period consisting of 8 time base cycles.

14.3.3.3 PWM Duty Cycle


The PWM duty cycle is specified by writing to the OCxRS register. The OCxRS register can be written to at any time, but the duty cycle value is not latched into OCxR until a match between PRy and TMRy occurs (i.e., the period is complete). This provides a double buffer for the PWM duty cycle and is essential for glitchless PWM operation. In the PWM mode, OCxR is a read only register.

Some important boundary parameters of the PWM duty cycle include:

- If the duty cycle register, OCxR, is loaded with 0x0000, the OCx pin will remain low (0% duty cycle).
- If OCxR is greater than PRy (timer period register), the pin will remain high (100% duty cycle).
- If OCxR is equal to PRy, the OCx pin will be low for one time base count value and high for all other count values.

See Figure 14-11 for PWM mode timing details. Table 14-3 and Table 14-4 show example PWM frequencies and resolutions for a device operating at 10 and 30 MIPs, respectively.

Equation 14-2: Calculation for Maximum PWM Resolution



Example 14-5: PWM Period and Duty Cycle Calculation

```
Desired PWM frequency is 52.08 kHz,

FOSC = 10 MHz with x4 PLL (40 MHz device clock rate) (TCY = 4/FOSC))

Timer 2 prescale setting: 1:1

1/52.08 \text{ kHz} = (PR2+1) \cdot TCY \cdot (Timer 2 \text{ prescale value})

19.20 \ \mu\text{s} = (PR2+1) \cdot 0.1 \ \mu\text{s} \cdot (1)

PR2 = 191

Find the maximum resolution of the duty cycle that can be used with a 48 kHz frequency
```

and a 40 MHz device clock rate.

```
1/52.08 \text{ kHz} = 2^{\text{PWM RESOLUTION}} \cdot 1/40 \text{ MHz} \cdot 1
19.20 \text{ } \mu\text{s} = 2^{\text{PWM RESOLUTION}} \cdot 25 \text{ } \text{ns} \cdot 1
768 = 2^{\text{PWM RESOLUTION}}
\log_{10}(768) = (\text{PWM Resolution}) \cdot \log_{10}(2)
\text{PWM Resolution} = 9.5 \text{ } \text{bits}
```




Figure 14-11: PWM Output Timing




Table 14-3:	Example PWM Frequencies and Resolutions at 10 MIPs (Fosc = 40 MHz)
Table 14-5.	Example FVW Frequencies and Resolutions at 10 wirs ($FOSC = 40$ wirz)

PWM Frequency	19 Hz	153 Hz	305 Hz	2.44 kHz	9.77 kHz	78.1 kHz	313 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	0xFFFF	0xFFFF	0x7FFF	0x0FFF	0x03FF	0x007F	0x001F
Resolution (bits)	16	16	15	12	10	7	5

PWM Frequency	57 Hz	458 Hz	916 Hz	7.32 kHz	29.3 kHz	234 kHz	938 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	0xFFFF	0xFFFF	0x7FFF	0x0FFF	0x03FF	0x007F	0x001F
Resolution (bits)	16	16	15	12	10	7	5

Example 14-6 shows configuration and interrupt service code for the PWM mode of operation.

Example 14-6:	PWM Mode Pulse Setup and Interrupt Servicing

;	The fol	lowing code example	e will set the Output Compare 1 module
;	for PWM	1 mode w/o FAULT pir	n enabled, a 50% duty cycle and a
;	PWM fre	equency of 52.08 kHz	z at Fosc = 40 MHz. Timer2 is selected as
;	the clo	ock for the PWM time	e base and Timer2 interrupts
;	are ena	bled.	
	CLR	OC1CON	; Turn off Output Compare 1 Module.
	MOV	#0x0060, w0	; Initialize Duty Cycle to 0x0060
	MOV	w0, OC1RS	; Write duty cycle buffer register
	MOV	w0, OC1R	; Write OC1R to initial duty cycle value
	MOV	#0x0006, w0	; Load the working register with the new
	MOV	w0, OC1CON	; compare mode and write to OC1CON
	MOV	#0x00BF w0	; Initialize PR2 with 0x00BF
	MOV	w0, PR2	;
	BSET	IPCO, #T2IPO	; Setup Timer 2 interrupt for
	BCLR	IPCO, #T2IP1	; desired priority level
	BCLR	IPCO, #T2IP2	; (this example assigns level 1 priority)
	BCLR	IFSO, #T21IF	; Clear Timer 2 interrupt flag
	BSET	IECO, #T21IE	; Enable Timer 2 interrupts
	BSET	T2CON, #TON	; Start Timer2 with assumed settings
;	Example	e code for Timer 2 I	ISR:
T	2Interru	upt:	
	BCLR	IFSO, #T21IF	; Reset respective interrupt flag
			; Remaining user code here
	RETFIE		; Return from ISR

14.4 Output Compare Operation in Power Saving States

14.4.1 Output Compare Operation in Sleep Mode

When the device enters Sleep mode, the system clock is disabled. During Sleep, the output compare channel will drive the pin to the same active state as driven prior to entering Sleep. The module will then halt at this state.

For example, if the pin was high and the CPU entered the Sleep state, the pin will stay high. Likewise, if the pin was low and the CPU entered the Sleep state, the pin will stay low. In both cases when the part wakes up, the output compare module will resume operation.

14.4.2 Output Compare Operation in Idle Mode

When the device enters Idle mode, the system clock sources remain functional and the CPU stops executing code. The OCSIDL bit (OCxCON<13>) selects if the capture module will stop in Idle mode or continue operation in Idle mode.

- If OCSIDL = 1, the module will discontinue operation in Idle mode. The module will perform the same procedures when stopped in Idle mode (OCxSIDL = 1) as it does for Sleep mode.
- If OCSIDL = 0, the module will continue operation in Idle only if the selected time base is set to operate in Idle mode. The output compare channel(s) will operate during the CPU Idle mode if the OCSIDL bit is a logic '0'. Furthermore, the time base must be enabled with the respective TxSIDL bit set to a logic '0'.

Note: The external Fault pins, if enabled for use, will continue to control the associated OCx output pins while the device is in Sleep or Idle mode.

14.5 I/O Pin Control

When the output compare module is enabled, the I/O pin direction is controlled by the compare module. The compare module returns the I/O pin control back to the appropriate pin LAT and TRIS control bits when it is disabled.

When the PWM with Fault Protection Input mode is enabled, the OCFx Fault pin must be configured for an input by setting the respective TRIS SFR bit. Enabling this special PWM mode does not configure the OCFx Fault pin as an input.

Pin Name	Pin Type	Buffer Type	Description
OC1	0	—	Output Compare/PWM Channel 1
OC2	0	—	Output Compare/PWM Channel 2
OC3	0	_	Output Compare/PWM Channel 3
OC4	0	_	Output Compare/PWM Channel 4
OC5	0	—	Output Compare/PWM Channel 5
OC6	0	_	Output Compare/PWM Channel 6
OC7	0	—	Output Compare/PWM Channel 7
OC8	0	_	Output Compare/PWM Channel 8
OCFA	I	ST	PWM Fault Protection A Input (For Channels 1-4)
OCFB		ST	PWM Fault Protection B Input (For Channels 5 -8)

 Table 14-5:
 Pins Associated with Output Compare Modules 1- 8

Legend: ST = Schmitt Trigger input with CMOS levels, I = Input, O = Output

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
TMR2	0106								Tim	Timer2 Register	ter							0000 0000 0000 0000
TMR3	010A								Tim	Timer3 Register	ter							0000 0000 0000 0000
PR2	010C								Peri	Period Register 2	yr 2							1111 1111 1111 1111
PR3	010E								Peri	Period Register 3	ər 3							1111 1111 1111 1111
T2CON	0110	TON	Ι	TSIDL		Ι			I		TGATE	TCKPS1	TCKPS0	Т32		TCS		0000 0000 0000 0000
T3CON	0112	TON		TSIDL							TGATE	TCKPS1	TCKPS0	1	I	TCS		0000 0000 0000 0000
OC1RS	0180							Outp	ut Compa	re 1 Secor	Output Compare 1 Secondary Register	ster						nnnn nnnn nnnn nnnn
OC1R	0182								Output C	Output Compare 1 Register	Register							nnnn nnnn nnnn nnnn
OC1CON	0184	Ι		OCSIDL		Ι							OCFLT	OCTSEL		OCM<2:0>		0000 0000 0000 0000
OC2RS	0186							Outp	ut Compa	e 2 Secor	Output Compare 2 Secondary Register	ster						nnnn nnnn nnnn nnnn
OC2R	0188								Output C	Output Compare 2 Register	Register							nnnn nnnn nnnn nnnn
OC2CON	018A	Ι	Ι	OCSIDL		Ι							OCFLT	OCTSEL		OCM<2:0>		0000 0000 0000 0000
OC3RS	018C							Outp	ut Compa	e 3 Secor	Output Compare 3 Secondary Register	ster						nnnn nnnn nnnn nnnn
OC3R	018E								Output C	Output Compare 3 Register	Register							nnnn nnnn nnnn nnnn
OC3CON	0190	Ι		OCSIDL		Ι		Ι	Ι				OCFLT	OCTSEL		OCM<2:0>		0000 0000 0000 0000
OC4RS	0192							Outp	ut Compa	re 4 Secor	Output Compare 4 Secondary Register	ster						nnnn nnnn nnnn nnnn
OC4R	0194								Output C	Output Compare 4 Register	Register							uuuu uuuu uuuu
OC4CON	0196			OCSIDL									OCFLT	OCTSEL		OCM<2:0>	_	0000 0000 0000 0000
OC5RS	0198							Outp	ut Compa	re 5 Secor	Output Compare 5 Secondary Register	ster						nuuu uuuu uuuu
OC5R	019A								Output C	Output Compare 5 Register	Register							nnnn nnnn nnnn nnnn
OC5CON	019C	Ι		OCSIDL		Ι							OCFLT	OCTSEL		OCM<2:0>		0000 0000 0000 0000
OC6RS	019E							Outp	ut Compa	re 6 Secor	Output Compare 6 Secondary Register	ster						nnnn nnnn nnnn nnnn
OC6R	01A0								Output C	Output Compare 6 Register	Register							nnnn nnnn nnnn nnnn
OCECON	01A2			OCSIDL									OCFLT	OCTSEL		OCM<2:0>		0000 0000 0000 0000
OC7RS	01A4							Outp	ut Compa	re 7 Secor	Output Compare 7 Secondary Register	ster						nnnn nnnn nnnn nnnn
OC7R	01A6								Output C	Output Compare 7 Register	Register							uuuu uuuu uuuu
OC7CON	01A8			OCSIDL									OCFLT	OCTSEL		OCM<2:0>	_	0000 0000 0000 0000
OC8RS	01AA							Outp	ut Compa	re 8 Secor	Output Compare 8 Secondary Register	ster						uuuu uuuu uuuu
OC8R	01AC								Output C	Output Compare 8 Register	Register							uuuu uuuu uuuu
OC8CON	01AE	Ι		OCSIDL		Ι							OCFLT	OCTSEL		OCM<2:0>		0000 0000 0000 0000
IFS0	0084	CNIF	MI2CIF	SI2CIF	NVMIF	ADIF	U1TXIF	U1TXIF U1RXIF	SP11IF	T3IF	T2IF	OC2IF	IC2IF	T11F	OC1IF	IC1IF	INTO	0000 0000 0000 0000
Legend: 1 Note:	Legend: $u =$ uninitialized Note: The register ma	alized er map w	vill depend	 u = uninitialized The register map will depend on the number of output compare modules on the device. Please refer to the device data sheet for details. 	Imber of c	output co	mpare mo	dules on t	he device	. Please re	sfer to the	device dat	a sheet for	details				

dsPIC30F Family Reference Manual

0000 0000 0000 0000 0000 0000 0000 0000 0100 0100 0100 0100 0000 0000 0000 0000 0000 0100 **Reset State** 0000 0000 0100 0100 0100 0000 0000 0100 0100 INTOIE INT1IE **OC5IE** INT1IF **OC5IF** Bit 0 INT0IP<2:0> INT1IP<2:0> IC2IP<2:0> OC6IF IC1IE **OC6IE** IC7IE Bit 1 IC7IF OC7IE OC1IE OC7IF IC8IE IC8IF Bit 2 OC8IF OC8IE OC3IF OC3IE Bit 3 T11E 1 OC4IE INT3IE INT3IF OC4IF IC2IE Bit 4 OC2IP<2:0> IC1IP<2:0> IC7IP<2:0> INT4IE INT4IF **OC2IE** Bit 5 T4IE T4IF Example Register Map Associated with Output Compare Module (Continued) Bit 6 T2IE C2IE C2IF T5IE T5IF PWMIE PWMIF **INT2IE** INT2IF Bit 7 T3IE SPI11E U2RXIE U2RXIF QEIIE QEIIF Bit 8 OC1IP<2:0> IC8IP<2:0> T2IP<2:0> U2TXIF U1TXIE U1RXIE SPI2IE U2TXIE DCIIE Bit 9 DCIIF LVDIE **SPI2IF** Bit 10 LVDIF FLTAIF FLTAIE Bit 11 ADIE C1IE C1IF FLTBIE FLTBIF Bit 12 NVMIE IC3IE IC3IF OC3IP<2:0> T3IP<2:0> T1IP<2:0> SI2CIE Bit 13 IC4IF IC4IE **MI2CIE** Bit 14 **IC5IE** IC5IF Bit 15 CNIE **IC6IE** IC6IF Addr. 008C 0086 0088 008E 0600 0094 9600 009C Table 14-6: SFR Name IEC2 IPC0 IPC4 IEC0 IEC1 IPC1 IFS1 IFS2

0000 0000 0100 0100

0000

0100

0100

0100

0100

OC6IP<2:0>

|

OC7IP<2:0>

OC4IP<2:0> OC5IP<2:0>

T4IP<2:0>

T5IP<2:0>

NT2IP<2:0> OC8IP<2:0>

009E 00A4

IPC5 IPC8 u = uninitialized Legend: The register map will depend on the number of output compare modules on the device. Please refer to the device data sheet for details. Note:

Section 14. Output Compare

© 2004 Microchip Technology Inc.

14.6 Design Tips

Question 1: The Output Compare pin stops functioning even when the OCSIDL bit is not set. Why?

Answer: This is most likely to occur when the TSIDL bit (TxCON<13>) of the associated timer source is set. Therefore, it is the timer that actually goes into Idle mode when the PWRSAV instruction is executed.

Question 2: Can I use the Output Compare modules with the selected time base configured for 32-bit mode?

Answer: No. The T32 bit (TxCON<3>) should be cleared when the timer is used with an output compare module.

14.7 Related Application Notes

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the dsPIC30F Product Family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Output Compare module are:

Title

Application Note

No related application notes at this time.

Note: Please visit the Microchip web site (www.microchip.com) for additional Application Notes and code examples for the dsPIC30F Family of devices.

14.8 Revision History

Revision A

This is the initial released revision of this document.

Revision B

There were no technical content or editorial revisions to this section of the manual, however, this section was updated to reflect Revision B throughout the manual.

Revision C

There were no technical content revisions to this section of the manual, however, this section was updated to reflect Revision C throughout the manual.